Effective Techniques for Performance Enhancement on Embedded Multi-Processor Architectures

نویسندگان

چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Caching Techniques for Multi-Processor Streaming Architectures

In the world of complex SoCs for consumer applications, multiprocessor architectures usually deploy caching techniques to alleviate the cost of data communication between processing elements. In this application domain, the characteristics of streaming applications play a dominant role in the design of the multiprocessor architectures. These characteristics not only influence the design at SoC ...

متن کامل

A Comparative Performance Evaluation of Multi Processor Multi Core Server Processor Architectures on Enterprise Middleware Performance

In this paper we describe the performance evaluation and comparison of server based “Enterprise Middleware” frameworks on multi-processor multi-core server processor architectures. We experimented a 'single processor quad core Intel Xeon' server processor and a 'dual processor dual core multiprocessor AMD Opteron'. Also we discuss the expected enterprise middleware framework execution performan...

متن کامل

Performance Evaluation of ECC in Single and Multi Processor Architectures on FPGA Based Embedded System

Cryptographic algorithms are computationally costly and the challenge is more if we need to execute them in resource constrained embedded systems. Field Programmable Gate Arrays (FPGAs) having programmable logic devices and processing cores, have proven to be highly feasible implementation platforms for embedded systems providing lesser design time and reconfigurability. Design parameters like ...

متن کامل

Efficient Exception Handling Techniques for High-performance Processor Architectures

Providing precise exceptions has driven much of the complexity in modern processor designs. While this complexity is required to maintain the illusion of a processor based on a sequential architectural model, it also results in reduced performance during normal execution. The existing notion of precise exceptions is limited to processors based on a sequential architectural model and there have ...

متن کامل

System Level Performance Simulation for Heterogeneous Multi-Processor Architectures

Performance modeling for real-time multi-processor architectures is a challenging task in the design phase of embedded hardware/software systems. As SystemC is well suited for designing a functional model of hardware/software systems, it is desirable to use SystemC with its simulation capabilities to evaluate the performance of an architecture for the designed system as well. Some approaches on...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Computer Applications

سال: 2018

ISSN: 0975-8887

DOI: 10.5120/ijca2018917834